ȸ»ç¼Ò°³
Çù·Â»ç
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera ¿Â¶óÀÎ µ¥¸ð
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS ¼ö¸®
dimocore.com/terasicrepair
ÀÚ·á½Ç
°í°´¼¾ÅÍ
°øÁö»çÇ×
¹®ÀÇ°Ô½ÃÆÇ
 
 
Terasic-FGPA Series > All FPGA Main Board > Stratix III, IV, V
   
DE10-Pro 
 
°¡    °Ý : °ßÀû¹®ÀÇ
Áß    ·® : 400g


(*The images displayed above are for advertising purpose and may contain excluded accessories.  To learn about the kit content & included accesories, please refer to the information provided in "kit content" tab.)

 

Inspired by the demands of AI, Data Center, and High Performance Computing, Terasic¡¯s DE10-PRO is purpose-built for acceleration and high-speed connectivity applications to address the demands of the next-generation high-performance systems.

The board itself takes advantage of the latest Intel¢ç Stratix¢ç 10 to obtain speed and power breakthrough (with up to 70% lower power). Also, armed with 32GB DDR4 memory module running at over 150 Gbps, up to 15.754 GB/s data transfer via PCIe Gen 3 x16 edge between FPGA and host PC, and 4 on-board QSFP28 connectors, the board delivers more than 2X the performance of previous generation acceleration cards.

The DE10-PRO fully supports Intel Open VINO¢â toolkit to provide optimal Computer Vision and Deep Learning solutions. Our clients' systems can achieve highest computing performance and lowest cost for their AI applications by leveraging the Stratix¢ç 10 FPGA on DE10-PRO.

 

 

 

FPGA

  • Intel Stratix 10 GX/SX FPGA

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Avalon-ST (AVST x8) configuration via MAX II CPLD and CFI flash memory

Memory

  • 128MB FLASH
  • 4 independent DDR4 SODIMM sockets with ECC, up to 8 GB 1200MHz for each socket

Communication and Expansion

  • Four QSFP28 connectors
  • PCI Express Gen3 x16 edge connector (includes PCIe drivers)
  • 2x5 Timing expansion header

Others

  • General user input / output:
    • 4 LEDs
    • 2 push-buttons
    • 2 slide switches
    • U.FL clock input / output
  • On-Board Clock
    • 50MHz Oscillator
    • Programmable Clock Generator
  • System Monitor and Control
    • Temperature sensor
    • Power Monitor
    • Fan control
  • Power
    • PCI Express 2x4 power connector for 12V DC Input
    • PCI Express edge connector power
  • Mechanical Specification
    • PCI Express standard height and 3/4-length

Supported Memory Modules for Sockets

  • DDR4-2666/2400 for FPGA Core Speed 1/2 FPGA
  • QDRII+ 550MHz 144MBits
  • QDRIV 1066MHz 144MBits

Block Diagram



Note, DDR4A is shared with FPGA and HPS.

 

Memory Sockets

The four DDR4 SODIMM sockets are divided into two groups. 

For better user flexibility, two different memory modules can be inserted separately in right & left groups. For example, users can insert two DDR4 modules on the right side and two QDRII+ SRAM modules on the left side.

Limitation: The two SODIMM sockets must be inserted with the same memory to prevent dysfunction on memory module that requires higher voltage.

  • Four QDR-IV Modules

  • Four QDR-II+ Modules

  •  Four DDR4 SODIMM Modules

 

  •  Two QDR-IV Modules, two QDR-II+ Modules

HPS Daughter Card

 

 

  • Board Size: 106.65 X 243  mm


Documents

TitleVersionSize(KB)Date AddedDownload
DE10-Pro SX User Manual 1.1 108162019-07-11
DE10-Pro User Manual (GH1E1) 1.5.0 89502019-06-25
DE10-Pro User Manual (GH2E2) 1.5.0 89332019-04-18

CD-ROM

TitleVersionSize(KB)Date AddedDownload
PCIe Gen3x16 Demo 1.0  2019-08-16
DE10-Pro_SX CD-ROM 1.0.3  2019-08-05
DE10-Pro GH1E1-280 CD-ROM 2.0.0  2019-06-25
DE10-Pro GH2E2-165 CD-ROM 1.0.7  2019-04-18
DE10-Pro GH2E2-280 CD-ROM 1.0.7  2019-04-18

DE10-Pro (1SG280LU2F50E1VG) BSP for Intel OpenCL 18.1

TitleVersionSize(KB)Date AddedDownload
DE10-Pro OpenCL User Manual 1.0 26292018-11-21
DE10-Pro OpenCL BSP for Linux 1.0  2018-11-21
DE10-Pro OpenCL BSP for Windows 1.0  2018-11-21

DE10-Pro (GH2E2-280/GH2E2-165) BSP for Intel OpenCL 18.1.1

TitleVersionSize(KB)Date AddedDownload
DE10-Pro OpenCL BSP for Windows 1.1  2019-03-20
DE10-Pro OpenCL BSP for Linux 1.1  2019-03-20
DE10_Pro_OpenCL User Manual 1.1 26402019-03-20

DE10-Pro(GH2E2/GH1E1/SH2E1) BSP for Intel OpenCL 19.1

TitleVersionSize(KB)Date AddedDownload
DE10-Pro OpenCL BSP for Linux 1.0  2019-08-15
DE10-Pro OpenCL BSP for Windows 1.0  2019-08-15
DE10-Pro OpenCL User Manual 1.0 27122019-08-15

Linux BSP (Board Support Package): MicroSD Card Image

TitleVersionSize(KB)Date AddedDownload
Linux Console (Kernel 4.16) 1.0  2019-08-05

Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Intel User Forums.

 

 


  1. DE10-Pro Development Board
  2. DDR4 ECC SO-DIMM Module x4 (Installed)
  3. PCIe Bracket (Installed)
  4. Air Cooler (Installed)
  5. Power Supply & Power Cable
  6. AC Power Cord
  7. USB to Micro USB Cable
  8. Screw & Copper Pillar Package
  9. DE10-Pro Quick Start Guide 
  10. S10-HPS Daughter Card (HPS Only)
  • Quartus design software license is not included in this kit.

 

 


»óÈ£¸í
: (ÁÖ)¿ì¸²Æ¼¾Ø¾ÆÀÌ   ´ëÇ¥ÀÚ¸í : ±è¼®¹ü   »ç¾÷ÀÚµî·Ï¹øÈ£ : 211-87-88913  À̸ÞÀÏ : jun@woorimtni.co.kr
º»»ç : ¼­¿ï °­³²±¸ ºÀÀº»ç·Î 129 °ÅÆòŸ¿î 1204È£ ´ëÇ¥ÀüÈ­ : 82-2-512-7661  Æѽº : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.