The Altera^® MAX^® 10 FPGA Development Kit provides a full featured design platform built around a 50 K logic elements (LEs) MAX 10 FPGA, optimized for system level integration with on-die analog-to-digital converter (ADC), dual-configuration flash, and DDR3 memory interface support. The board features on-board USB-Blaster^TM II, high-speed mezannine card (HSMC), and Pmod™ Compatible expansion cards, high-definition multimedia interface (HDMI) output, and dual Ethernet for industrial Ethernet applications. The MAX 10 FPGA Development Kit provides the perfect system-level prototyping solution for industrial, automotive, consumer, and many other market applications.

• Ordering Information
• Development Kit Contents
• Documentation
• Related Links

With this development board, you can:

• Develop designs for the 10M50D, F484 package FPGA
• Measure the performance of the MAX 10 FPGA analog-to-digital block conversion
• Interface MAX 10 FPGAs to DDR3 memory at 300 MHz performance
• Run embedded Linux using the Nios^® II processor
• Interface to daughtercards and peripherals using HSMC and Digilent Pmod™ Compatible connectors
• Measure FPGA power (V_{CC_CORE} and V_{CC_IO} ) using the power monitor graphical user interface (GUI)
• Reuse the kit’s PCB board and schematic as a model for your design

MAX 10 FPGA Development Board Block Diagram

The MAX 10 FPGA Development Kit includes the following:

• RoHS- and CE-compliant MAX 10 FPGA development board

  • Featured devices

    • MAX 10 FPGA (10M50D, dual supply, F484 package)
    • Enpirion^® EN2342QI 4A PowerSoC voltage-mode synchronous step-down converter with integrated inductor
    • Enpirion EN6337QA  3A  high-efficiency PowerSoC DC-DC step-down converters with integrated inductor
    • Enpirion EP5358xUI 600 mA PowerSoC DC-DC step-down converters with integrated inductor
    • MAX II CPLD – EPM1270M256C4N (On-board USB-Blaster II)

  • Programming and Configuration

    • Embedded USB-Blaster II (JTAG)
    • Optional JTAG direct via 10-pin header

  • Memory devices

    • 64Mx16 1 Gb DDR3 SDRAM with soft memory controller
    • 128Mx8 1 Gb DDR3 SDRAM with soft memory controller
    • 512Mb quad serial peripheral interface (quad SPI) flash memory

  • Communication ports

    • Two Gigabit Ethernet (GbE) RJ-45 ports
    • One mini-USB2.0 UART
    • One HDMI video output
    • One universal HSMC connector (see HSMC expansion cards )
    • Two 12-pin Digilent Pmod™ Compatible connectors (see Pmod™ Compatible expansion cards )

  • Analog

    • Two MAX 10 FPGA ADC SMA inputs
    • 2x10 ADC header
    • Potentiometer input to ADC
    • One external 16 bit digital-to-analog converter (DAC) device with SMA output

  • Clocking

    • 25 MHz single-ended, external oscillator clock source
    • Silicon labs clock generator with programmable frequency GUI

  • Switches, push buttons, jumpers, and status LEDs

• Mini-USB cable for on-board USB-Blaster II

• 2A power supply and cord

• Free Quartus^® Prime Lite design software (download software and license from the website) 

• Complete documentation

  • User manual, bill of materials, schematic, and board files

Related Links

• MAX 10 FPGA training videos
• Design Store - MAX 10 FPGA reference designs  
• MAX 10 FPGA documentation
• Online training:
  • Basics of Programmable Logic
  • The Quartus Software Design Series Foundation
  • The Quartus Software Interactive Tutorial

Documents

Title	Version	Size(KB)	Date Added	Download
User Guide	1.0 User Guide Version: 1.0 Description: Information about the MAX 10 FPGA Development Kit hardware and board setup including how to use included software.		2015-12-01
Rev C Schematic	1.0 Rev C Schematic Version: 1.0 Description: Revision C PCB Schematic. See User Guide on how to determine PCB revision.		2015-12-01
Rev C. PCB Complete kit installation　 (Windows PC only)	1.0 Rev C. PCB Complete kit installation　 (Windows PC only)　 Version: 1.0 Description: Full installation of all files, including designs, GUI, user manual, BOM, layout, PCB, schematics, and other documents or files. FOR Rev C PCB KITS ONLY		2015-12-01
Rev B Schematic	1.0 Rev B Schematic Version: 1.0 Description: Revision B PCB Schematic. See User Guide on how to determine PCB revision.		2015-12-01
Rev B. PCB Complete kit document installation　 (Windows PC only)	1.0 Rev B. PCB Complete kit document installation　 (Windows PC only) Version: 1.0 Description: Full installation of all files, including designs, GUI, user manual, BOM, layout, PCB, schematics, and other documents or files. FOR Rev B PCB KITS ONLY		2015-12-01

Please note that all the source codes are provided "as is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Altera User Forums.