ȸ»ç¼Ò°³
Çù·Â»ç
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera ¿Â¶óÀÎ µ¥¸ð
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS ¼ö¸®
dimocore.com/terasicrepair
ÀÚ·á½Ç
°í°´¼¾ÅÍ
°øÁö»çÇ×
¹®ÀÇ°Ô½ÃÆÇ
 
 
Terasic-FGPA Series > All FPGA Main Board > Stratix III, IV, V
   
TR5-F40W 
 
°¡    °Ý : °ßÀû¹®ÀÇ
Áß    ·® : 100g
(Currency: USD)
Price:$3,945


   

The Terasic TR5-F40W Stratix V GX FPGA Development Kit provides the ideal hardware platform for developing high-performance and high-bandwidth application. With a standard-height, half-length form-factor package, the TR5-F40W is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Stratix V GX, delivering the best system-level integration and flexibility in the industry. 

The Stratix¢ç V GX FPGA features 340K logic elements and integrated transceivers that transfer at a maximum of 12.5 Gbps, allowing the TR5-F40W to be fully compliant with version 3.0 of SATA, version 3.0 of the PCI Express standard, as well as allowing an ultra low-latency, straight connections to four external 10G SFP+ modules. Not relying on an external PHY will accelerate mainstream development of network applications enabling customers to deploy designs for a broad range of high-speed connectivity applications. An HSMC expansion port also allows users to connect custom daughter cards such as those found on cards.terasic.com. The feature-set of the TR5-F40W fully supports all high-intensity applications such as low-latency trading, cloud computing, high-performance computing, data acquisition, network processing, and signal processing.

 

£ª Memory Solution for Altera FPGAs

£ª Power Solution for Altera FPGAs  

£ª Flash Solution for Altera FPGAs  

   

£ªUSB solution for Altera FPGAs

£ªClock and Voltage Translation solution for Altera FPGAs

 £ª Passive Component Solution for Altera FPGAs

The TR5-F40W Board

Altera Stratix¢ç V GX FPGA (5SGXEA3K2F40C3)

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

General user input / output:

  • 4 LEDs
  • 1 LED Array
  • 4 push-buttons
  • 4 slide switches

On-Board Clock

  • 50MHz Oscillator
  • Programmable oscillators Si570 and CDCM61004

Memory

  • SSRAM
  • FLASH

Communication Ports

  • Four SFP+ connectors
  • One SATA host port
  • One SATA device port
  • PCI Express (PCIe) x8 edge connector
  • One RS422 transceiver with RJ45 connector
  • One HSMC Connector (voltage levels: 2.5/1.8/1.5V)

System Monitor and Control

  • Temperature sensor
  • Fan control

Power

  • PCI Express 6-pin power connector, 12V DC Input
  • PCI Express edge connector power

Mechanical Specification

  • PCI Express standard height and half-length

 

TR5-F40W

 

TR5-F40W    

Documents

TitleVersionSize(KB)Date AddedDownload
TR5-F40W User Manual72172014-09-01

CD-ROM

TitleVersionSize(KB)Date AddedDownload
TR5-F40W CD-ROM (Using Quartus 14.0) 1.1.1  2014-10-31

The TR5-F40W package includes:

   

Quartus design software license is not included in this kit.  

 


»óÈ£¸í
: (ÁÖ)¿ì¸²Æ¼¾Ø¾ÆÀÌ   ´ëÇ¥ÀÚ¸í : ±è¼®¹ü   »ç¾÷ÀÚµî·Ï¹øÈ£ : 211-87-88913  À̸ÞÀÏ : jun@woorimtni.co.kr
º»»ç : ¼­¿ï °­³²±¸ ºÀÀº»ç·Î 129 °ÅÆòŸ¿î 1204È£ ´ëÇ¥ÀüÈ­ : 82-2-512-7661  Æѽº : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.