회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Microtronix-FPGA Series > IP Core
   
Video LVDS SerDes Transmitter-Recevier IP Core 
 
가    격 : 견적문의
중    량 : 1g

Video LVDS SerDes Transmitter-Receiver IP Core

Video LVDS SerDes Transmitter-Receiver IP Core

 

Features

  • 7:1 Serializer/Deserializer (SerDes)
  • Optimized for 8 and 10-bit HD video applications
  • Supports both 28-bit and 35-bit parallel data (mapped into 4 / 5 LVDS channels)
  • Supports Flat Panel resolutions up to 1080p 120Hz and beyond
  • Cascade modules to support Dual & Quad LVDS link configurations
  • LVDS TxClock phase aligned to encoded data, no PLL fine tuning required
  • Receiver auto aligns clock to encoded video data from input LVDS data stream
  • Configuration GUI streamlines design process
  • Complies with Open LDI Specification for Digital Display Interfaces
  • Supports Cyclone II, III, IV & V, Stratix III, IV, V and Arria II & V family of devices

Overview

The Microtronix Video LVDS SerDes Transmitter / Receiver IP Coreprovides a complete, easy-to-use Serializer/Deserializer (SerDes) solution to interface a wide variety of video host systems to Flat Panel displays. The core simplifies the design of video LVDS interfaces, improves data integrity and timing margins. For example, the Transmitter has the ability to generate a LVDS transmit clock synchronous to the video data stream thereby eliminating the need to fine-tune a PLL to the outputted LVDS data.  Similarly, the Receiver auto aligns the receive clock to the encoded video to assure data synchronization.  An easy to use GUI enables the user to select the number of LVDS links and to configure the number data channels for each link.


The Transmitter and Receiver cores support both 28 bit (8 bit RGB) and 35 bit (10-bit RGB) parallel data configurations using either 4 or 5 LVDS serial channels. Transmitter and Receiver modules can be cascaded to create dual and quad LVDS links supporting display panel resolutions up to 1080p at 120 Hz and beyond. 

Target Applications

The Video LVDS SerDes Transmitter / Receiver IP Core is specifically targeted at high-performance video applications including; flat panel displays, HDTV consumer electronics, video display resolution conversion / enhancement equipment, automotive navigation/DVD entertainment systems, camera link devices, and high-speed interconnects.

Other Features

  • ModelSim/VHDL precompiled simulations library
  • Includes license and 1 year of updates
  • Reference designs
  • Altera OpenCore Plus evaluation

License Options

  • Node Locked: Supports a single user. It is tied to the NIC ID of a PC. 
  • Floating Server: Supports multiple users, typically 2 or 5 seats.
Video LVDS SerDes Transmitter-Receiver IP Core
Part Number: 6246-01-01
MSRP: $3,750.00 USD
License Type


 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.