회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Microtronix-FPGA Series > IP Core
   
Streaming Multi-port SDRAM Memory Controller IP core 
 
가    격 : 견적문의
중    량 : 1g

Streaming Multi-port SDRAM Memory Controller IP Core

Streaming Multi-port SDRAM Memory Controller IP Core

  

Features

  • 200/333 MHz (400/666 Mbps) Cyclone / Stratix memory performance
  • SDR, DDR, DDR2 and Mobile DDR SDRAM memory devices
  • Up to 10 native RD or WR ports
  • Memory data width: 8/16/32/64-bit
  • Local bus width from 8 to 128-bits
  • Configurable FIFO depth: 16 to 2048 bytes
  • Intelligent SDRAM burst caching minimizes wait-states
  • Layout independent DDR/DDR2 Round-Trip capture scheme
  • Requires only single PLL with 4 clock outputs
  • Multiple time domain clocking
  • Configuration GUI streamlines design process
  • Supports Cyclone II, III, IV-E, IV-GX, V, Stratix II, II-GX, III and Arria GX/II-GX
  • Supports VHDL and SystemVerilog design environment

Memory Performance Chart


For memory performance of other SDRAM devices, please review the Microtronix Product Data Sheet.

Overview

The Microtronix Streaming Multi-port SDRAM Memory Controller IP Core provides a native RD or WR local port bus interface to SDRAM memory. The core integrates: a burst memory controller core, a port arbitrator and intelligent look-ahead FIFO controller into one easy-to-use core. It supportsSDR, DDR, DDR2 and Mobile DDR memory devices in a single IP Core assuring designers of a smooth low-risk migration path with changing SDRAM technology. 

The core supports up to ten independently clocked streaming data sources operating from one shared high-bandwidth memory system. Using the intuitive Microtronix GUI interface, with a few clicks of a mouse, designers can create a multi-port system, a design task which would normally take several man-months of effort!

Target Applications

The core is targeted at applications requiring high bandwidth/performance memory subsystems including; HDTV consumer electronics, video conversion / enhancement equipment, military vision systems, medical imaging, data networking, Ethernet, PCIe, data recorders.

Advanced Performance Architecture

  • MegaWizzard GUI for ease of configuration
  • DQS data capture clocking simplifies MDDR/DDR/DDR2 PCB design constraints
  • Configurable FIFO optimizes streaming video applications
  • Configurable memory and local bus data width
  • Independent time domain clocking optimizes memory bandwidth
  • Synopsis TimeQuest support ensures timing closure*
*NOTE: Except for SDR memory devices Source-synchronous Data Capture 

The Streaming Memory Controller core uses a proprietary source-synchronous clocking technology to capture DDR2 data independently from each memory device. Since data capture is no longer dependent on a common PLL system clock, timing margins are relaxed across the memory interface increasing performance by 20% or more. 

This data capture technique, not only removes one PLL, it eliminates the data round-trip dependent time constraints freeing the memory design task from PCB layout parameters. By using the DQS from each memory, it removes the constraints of devices-to-device timing skews, eliminates the effects of PCB trace length variations between chips and the impact of DQS jitter and clock buffer delays. With the application of source-synchronous clocking to memory design, Microtronix has greatly lowered the barriers to building high performance wide data bus memory systems.

Other Features

  • Includes easy to use configuration GUI
  • VHDL IP functional simulations models
  • On Die Termination (ODT) improves signal integrity
  • Altera OpenCore Plus evaluation
  • An optional Altera Hardcopy License is available
Note: The IP Core can be easily customized for additional bus ports or for wider data widths.

License Options

  • Node Locked: Supports a single user. It is tied to the NIC ID of a PC.
  • Floating Server: Supports multiple users, typically 2 or 5 seats.

Custom cores are available

For additional information, please contact sales with your requirements.
Part Number: 6248-01-01
MSRP: $5,000.00 USD
Floating Server License (Optional Upgrade)
2 User $1000
5 User $1250


 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.