Avalon Mobile DDR Memory Controller IP Core

   

Key Features

• 200 MHz Cyclone / Stratix memory performance
• Supports all standard Mobile DDR SDRAM devices
• 1 to 16 Avalon® independent local bus port interfaces
• Avalon Pipelined and Burst transfers
• Avalon-MM local bus width from 8 to 128-bits
• Altera SOPC Builder Ready & Qsys Configuration GUI simplifies timings
• Integrates seamlessly into Avalon-ST video framework
• Automatic generation of initialization and refresh sequences
• MDDR deep power-down
• Memory data width: 8/16/32/64-bit
• Intelligent SDRAM burst caching controller minimizes wait-states
• Multiple time domain clocking of ports and memory
• Supports: Cyclone II, III, IV, V, Stratix I, II, II-GX, III, IV/IV GX and Arria GX, II-GX

NOTE: Single FPGA device family licenses are available at a discount. Contactsales for more information. 

Advanced Performance Architecture 

• Source synchronous MDDR clocking simplifies timing closure
• PCB layout independent DDR Round-Trip capture scheme
• Configurable port FIFO maximizes performance of streaming data applications
• Configurable memory and local bus data width optimizes system cost
• System/memory independent time domain clocking optimizes performance
• Round-robin (default) and user defined bus arbitration schemes
• On Die Termination (ODT) support improves signal integrity

Memory Performance Chart

Overview

The Microtronix Avalon Mobile DDR SDRAM Memory Controller IP Coreis designed for building high-performance Avalon-MM / Avalon-ST multi-master streaming data systems. Advanced design features enable maximum system clock rates using low speed FPGA's and standard memory devices lowering your production cost, and saving you money. 

The core support single or multi-port configurations which are configured via a user friendly GUI interface. Using mutiple ports, the system design architecture can be partitioned into separate daya busses each independently clocked to achieve maximum preformance. The ports contain a configurable data FIFO used to buffer streaming data and effectively doubling memory bandwidth on sequential address hits. 

The core is optimized for Altera® Cyclone, Stratix and Arria GX families of field programmable logic devices and supplied with an easy-to-use Quartus® SOPC Builder Ready component.

Other Features and Deliverables

• Altera SOPC Builder Ready & Qsys Configuration GUI
• TimeQuest timing analyzer Synopsis Design Constraint file
• VHDL IP functional simulation models
• Altera OpenCore Plus evaluation license available

License Options

• Node Locked: Supports a single user. It is tied to the NIC ID of a PC. 
• Floating Server: Supports multiple users, typically 2 or 5 seats

Part Number: 4240-01-01

MSRP: $5,000.00 USD

Floating Server License (Optional Upgrade) 2 User + $1000 5 User + $1500