회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Terasic-FGPA Series > All FPGA Main Board > Stratix III, IV, V
   
Altera 100G Development Kit, Stratix V GX Edition 
 
가    격 : 견적문의
중    량 : 100g

Altera's 100G Development Kit, Stratix® V GX Edition enables a thorough evaluation of 100G designs by allowing you to:

  • Support 10G/40G and 100G line interfaces through optical modules
  • Support applications requiring external memory interfaces, through 6x32-bit DDR3 and 1x36- and 1x18-bit QDRII BL2 memory banks
  • Use system-side interfaces via two pairs of FCI AirMax connectors
  • Complete line-side (optical modules) to system-side (AirMax connector) datapath analysis
  • Evaluate transceiver performance up to 12.5 Gbps
  • Verify physical medium attachment (PMA) compliance to 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, and other major standards
  • Validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP

Stratix V GX development board

  • Featured device: 5SGXEA7N2F45C2N
  • EPM2210F324C3N, MAX® II 324-pin CPLD

FPGA configuration

  • Fast Passive Parallel (FPP) configuration
  • 1-Gb flash storage for two configuration images (factory and user)
  • On-board USB-Blaster™ II cable for use with the Quartus® II Programmer, Nios® II software and System Console
  • JTAG header for external USB-Blaster cable

Memory

  • Twelve 2-Gb DDR3 SDRAM
  • Two 72-Mb QDR II SRAM

General user input/output

  • Four user push buttons
  • Two DIP switches
  • Eight user LEDs
  • Two-line character LCD
  • Ten configuration status LEDs

Components and interfaces

  • 10/100/1000 Ethernet PHY and RJ-45 jack
  • 48 transceiver channels
    • Two channels for SMA interface
    • Four channels for SFP+ interface
    • Eight channels for QSFP interface
    • 10 channels for CFP interface
    • 24 channels for Interlaken interface

Temperature measurement circuitry

  • Die temperature

Power

  • 19-V DC input
  • 2.5-mm barrel jack for DC power input
  • On/off power slide switch
  • On-board power measurement circuitry

Altera 100G Development Kit, Stratix V GX Edition Block Diagram

Altera 100G Development Kit, Stratix V GX Edition Block Diagram


Layout

Documents

TitleVersionSize(KB)Date AddedDownload
User Guide (PDF)11.1 2013-01-04
Reference Manual (PDF) 2013-01-04

CD-ROM

TitleVersionSize(KB)Date AddedDownload
Kit Installation12.0 2013-01-04

Please note that all the source codes are provided "as is". For further support or modification, please contactTerasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Altera User Forums.
 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.