회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Terasic-FGPA Series > All FPGA Main Board > Stratix III, IV, V
   
Altera DE3 Development System 
 
가    격 : 견적문의
중    량 : 100g

DE3-150 / DE3-260 / DE3-340 Special Price : $1,795 / $2,395 / $3,395 (starts from 06/11/2012) 
The Altera DE3 ASIC prototyping development board allows researchers and engineers to access the high density and high performance FPGA - the Altera Stratix III. Starting with the Stratix III 3SL150 (142K logic elements), the DE3 is the perfect platform for creating your cutting edge design in programmable logic. The DE3-150 board can be stacked up to create a programmable fabric that is unequaled by any other board system in the world.

DE3 boards include the DE3-340 (338K logic elements) and the DE3-260 (254.4K logic elements) that are optimized with extra on-chip multipliers needed for DSP research and development. All of the DE3s can be stacked and all share the same set of function from the Terasic's daughter cards connected to them.

Multiple DE3s can be joined together to increase design gate count and performance.

 

FPGA Devices

  • Stratix III EP3SL150 (DE3-150)
    • 142,000 logic elements (LEs)
    • 5,499K total memory Kbits
    • 384 18x18-bit multipliers blocks
    • 736 user I/Os
  • Stratix III EP3SE260 (DE3-260)
    •  254,400 logic elements (LEs)
    • 14,688K total memory Kbits
    • 768 18x18-bit multipliers blocks
    • 736 user I/Os
  • Stratix III EP3SL340 (DE3-340)
    • 338,000 logic elements (LEs)
    • 16,272K total memory Kbits
    • 576 18x18-bit multipliers blocks
    • 736 user I/Os

The DE3 board has powerful features that allow the user to implement resource and time consuming designed circuits, specifically for high-speed application and projects with complex algorithms.

  • Built-in USB Blaster for programming and user API control
  • JTAG programming mode
  • DDR2 SO-DIMM socket
  • 4 push-button switches
  • 1 DIP switch ( x8)
  • 4 slide switches
  • 8 RGB LEDs
  • 2 seven-segment displays
  • USB Host/Slave Controller with one mini-AB for host/device and two type A for device
  • SD Card socket
  • 50MHz onboard oscillator for clock source
  • 1 SMA connector for external clock input
  • 1 SMA connector for PLL clock output
  • Eight 180-pin High Speed Terasic Connectors ( HSTC ), where 4 male and 4 female connectors are on the top and bottom of DE3, respectively.
  • Two 40-pin Expansion Headers

High speed I/O performance

High Speed Samtec Cable: REF-136223-02 (QSH-090-01-F-D-A-K)

High speed I/O performance: The live test shows that the highest speed I/O transmission reaches the ultimate 1.25 Gbps (the top limitation of Stratix III).

   MTL    COMM

  • Connect   MTL with  DE3

   Connect   COMM

  • Connect  COMM with  DE3

 

  • Size:159*140 mm

Download

Documents

TitleVersionSize(KB)Date AddedDownload
DE3 User manual60062009-11-09

CD-ROM

TitleVersionSize(KB)Date AddedDownload
DE3 System Builder1.5.3 2013-06-18
DE3 CD-ROM2.5.1 2013-06-18
DE3_HSTC tool v1.0.8 (Support Quartus II 11.1) 2012-01-03
DE3 Control Panel v1.0.6 (Support Quartus II 11.1) 2012-01-03
DE3 Demonstrations for QuartusII 10.0 2010-08-24

Please note that all the source codes are provided "as is". For further support or modification, please contactTerasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Altera User Forums.

 

Reference Design

  • DE3 Control Panel
  • USB device/host control demonstration
  • SD Card access demonstration
  • DDR2 SDRAM demonstration

System Builder

DE3 System Builder, a powerful tool comes with the DE3 board. This tool can help users to create the Quartus II project files for DE3 board basic on their custom design. The top-level design file, pin assignment, and I/O standard setting for the DE3 board will be generated automatically by the DE3 System Builder.

The generated Quartus II project files include:

  • Quartus II Project File(.qpf)
  • Quartus II Setting File(.qsf)
  • Top-Level Deign File (.v)
  • Synopsis Design Constraints file (.sdc)
  • Encrypted Power Configuration Controller (.v)
  • Pin Assignment Document (.htm)

Control Panel

The DE3 board comes with a PC-based Control Panel that allows users to access various components on board. The host computer communicates with the board via USB port. The tool can be used to verify the functionality of components.

 

Customer Success with Terasic FPGA Platform 

 

Links to Universities using DE3 at classes

Success Stories

 

 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.