ȸ»ç¼Ò°³
Çù·Â»ç
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera ¿Â¶óÀÎ µ¥¸ð
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS ¼ö¸®
dimocore.com/terasicrepair
ÀÚ·á½Ç
°í°´¼¾ÅÍ
°øÁö»çÇ×
¹®ÀÇ°Ô½ÃÆÇ
Terasic-FGPA Series > FPGA Board
SoCKit - the Development Kit for New SoC Device
°¡ °Ý :
°ßÀû¹®ÀÇ
Áß ·® :
500g
FPGA Device
Cyclone V SX SoC—5CSXFC6D6F31C8NES
110K LEs, 41509 ALMs
5140 M10K memory blocks
6 FPGA PLLs and 3 HPS PLLs
2 Hard Memory Controllers
3.125G Transceivers
ARM¢ç-based hard processor system (HPS)
800 MHz, A Dual-Core ARM Cortex¢â-A9 MPCore¢â Processor
512 KB of shared L2 cache
64 KB of scratch RAM
Multiport SDRAM controller with support for DDR2, DDR3, LPDDR1, and LPDDR2
8-channel direct memory access (DMA) controller
Configuration and Debug
Quad Serial Configuration device – EPCQ256 for FPGA
On-Board USB Blaster II (micro USB type B connector)
Memory Devices
1GB (2x256MBx16) DDR3 SDRAM on FPGA
1GB (2x256MBx16) DDR3 SDRAM on HPS
128MB QSPI Flash on HPS
Micro SD Card Socket on HPS
EPCQ256 Flash on FPGA
Communication
USB 2.0 OTG (ULPI interface with micro USB type AB connector)
USB to UART (micro USB type B connector)
10/100/1000 Ethernet
Connectors
One HSMC (8-channel Transceivers, Configurable I/O standards 1.5/1.8/2.5/3.3V)
One LTC connector (One Serial Peripheral Interface (SPI) Master ,one I2C and one GPIO interface )
Display
24-bit VGA DAC
128x64 dots LCD Module with Backlight
Audio
24-bit CODEC, Line-in, line-out, and microphone-in jacks
Switches, Buttons and LEDs
8 User Keys (FPGA x4 ; HPS x 4)
8 User Switches (FPGA x4 ; HPS x 4)
8 User LEDs (FPGA x4 ; HPS x 4)
2 HPS Reset Buttons (HPS_RSET_n and HPS_WARM_RST_n)
Sensors
G-Sensor on HPS
Temperature Sensor on FPGA
Power
12V DC input
Block Diagram of the SoCKit Board
Getting Help
For further discussion, support, and resources, please go to:
SocKit Community
How to Boot Linux
Resources
Documents
Title
Version
Size(KB)
Date Added
Download
SoCKit User Manual ( rev. C Hardware )
-
7389
2013-07-17
SoCKit User Manual ( rev. B Hardware )
-
6255
2013-05-30
CD-ROM
Title
Version
Size(KB)
Date Added
Download
SoCKit System CD ( rev. C Hardware )
v.1.0.0
2013-07-17
SoCKit System CD ( rev. B Hardware )
v.0.0.2
2013-07-08
Demonstration
Title
Version
Size(KB)
Date Added
Download
SoCKit VIP Demonstration (Source Code)
-
2013-07-01
Please note that all the source codes are provided "as is". For further support or modification, please contact
Terasic Support
and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on
Altera User Forums
.
»óÈ£¸í
: (ÁÖ)¿ì¸²Æ¼¾Ø¾ÆÀÌ
´ëÇ¥ÀÚ¸í
: ±è¼®¹ü
»ç¾÷ÀÚµî·Ï¹øÈ£
: 211-87-88913
À̸ÞÀÏ
: jun@woorimtni.co.kr
º»»ç
: ¼¿ï °³²±¸ ºÀÀº»ç·Î 129 °ÅÆòŸ¿î 1204È£
´ëÇ¥ÀüÈ
: 82-2-512-7661
Æѽº
: 82-2-512-7662
Copyright(C) 2011
Woorimtni Technologies
All Rights Reserved.