ȸ»ç¼Ò°³
Çù·Â»ç
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera ¿Â¶óÀÎ µ¥¸ð
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS ¼ö¸®
dimocore.com/terasicrepair
ÀÚ·á½Ç
°í°´¼¾ÅÍ
°øÁö»çÇ×
¹®ÀÇ°Ô½ÃÆÇ
 
 
Terasic-FGPA Series > All FPGA Main Board > Arria II. V
   
TR10a-HL Arria 10 FPGA Development Kit 
 
°¡    °Ý : °ßÀû¹®ÀÇ
Áß    ·® : 500g

The Terasic TR10a-HL Arria 10 GX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 1/2-length form-factor package, the TR10a-HL is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry. 

The Arria¢ç 10 GX FPGA features integrated transceivers that transfer at a maximum of 12.5 Gbps, allowing the TR10a-HL to be fully compliant with version 3.0 of the PCI Express standard, as well as allowing an ultra low-latency, straight connections to four external 40G QSFP+ modules. Not relying on an external PHY will accelerate mainstream development of network applications enabling customers to deploy designs for a broad range of high-speed connectivity applications. For designs that demand high capacity and high speed for memory and storage, the TR10a-HL delivers with six independent banks of QDRII+ SRAM, high-speed parallel flash memory. The feature-set of the TR10a-HL fully supports all high-intensity applications such as low-latency trading, cloud computing, high-performance computing, data acquisition, network processing, and signal processing. 

 


 

FPGA

  • Altera Arria 10 GX FPGA (10AX115N2F45E1SG)

 

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

Memory

  • 256MB FLASH
  • 6 Independent 550 MHz QDRII+SRAMs, 18-bits data bus and 72Mbit for each ( * )

 

Communication and Expansion

  • Four QSFP+ connectors
  • PCI Express (PCIe) x8 edge connector (includes Windows PCIe drivers)
  • One 2x5 RS422 expansion header
  • One 2x4 GPIO expansion header

Others

  • General user input / output:
    • 4 LEDs
    • 1 Bracket LED Array
    • 4 push-buttons
    • 2 DIP switches
  • On-Board Clock
    • 50MHz Oscillator
    • Programmable Clock Generator
  • System Monitor and Control
    • Temperature sensor
    • Power Monitor
    • Fan control
  • Power
    • PCI Express 6-pin power connector, 12V DC Input
    • PCI Express edge connector power
  • Mechanical Specification
    • PCI Express standard height and 1/2-length

 

Block Diagram

 

  • Size£º106.65x167.64mm
  

Documents

TitleVersionSize(KB)Date AddedDownload
TR10a-HL User Manual 1.0.2 66422019-04-18

CD-ROM

TitleVersionSize(KB)Date AddedDownload
TR10a-HL CD-ROM 1.0.2  2019-04-18

   

  1. TR10a-HL Development Board
  2. TR10a-HL Quick Start Guide 
  3. Micro USB Cable
  4. Screw & Copper Pillar Package
  5. Fan (Installed)
  6. AC Power Cord
  7. Power Supply & Power Cable
  8. PCIe Bracket (Installed)
  • Quartus design software license is not included in this kit.

        

 


»óÈ£¸í
: (ÁÖ)¿ì¸²Æ¼¾Ø¾ÆÀÌ   ´ëÇ¥ÀÚ¸í : ±è¼®¹ü   »ç¾÷ÀÚµî·Ï¹øÈ£ : 211-87-88913  À̸ÞÀÏ : jun@woorimtni.co.kr
º»»ç : ¼­¿ï °­³²±¸ ºÀÀº»ç·Î 129 °ÅÆòŸ¿î 1204È£ ´ëÇ¥ÀüÈ­ : 82-2-512-7661  Æѽº : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.