회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Terasic-FGPA Series > All FPGA Main Board > max10
   
Altera MAX 10 FPGA Evaluation Kit 
 
가    격 : 견적문의
중    량 : 100g

The 10M08 evaluation board will enable a cost effective entry point to MAX 10 FPGA design. The card comes complete with Arduino header socket, which will enable a wide variety of daughter cards to be connected.

  • 10M08SAE144C8G
  • Arduino shield expansion
  • Access to 80 I/O through-holes
  • Prototype area

Altera MAX 10 FPGA, 10M08SAE144C8G, (or ES variant)

  • 8,000 logic elements (LE)
  • 378 kilobits (Kb) M9K memory
  • 32 – 172 (KB) user flash memory
  • One analog-to-digital (ADC) converter, 1 million samples per second (MSPS), 12-bit

FPGA configuration circuitry

  • JTAG header for external USB-Blaster™, USB-Blaster II, or Ethernet Blaster download cable
  • Flash storage for two configuration images (factory and user)
  • Dual-image self-configuration via Programmer Object File (.pof)
  • Temporary engineering debug of FPGA design via SRAM Object File (.sof)

On-Board clocking circuitry

  • 50 MHz oscillator connected to FPGA global clock input

General user I/O

  • 8 analog input I/O, 14 Arduino I/O, 40 general purpose I/O
  • 5 red user-defined LEDs
  • One green LED to show power from USB cable

Push button and DIP switches

  • One reconfiguration push button (SW2)
  • One device-wide reset of all registers, push button (SW1)
  • User DIP switch (SW3)

Power

  • The board is powered by USB cable (from PC or wall jack)
  • One green power-on LED (D6)
  • Probe points for manual, multi-meter measurement of current to calculate
  • Power consumption (TP2 - TP5) or to verify voltages on the selected internal nodes (TP1, TP6 - TP9)

MAX 10 FPGA Evaluation Board Block Diagram

 

Looking for more design examples? Find them here .

Documents

TitleVersionSize(KB)Date AddedDownload
User Guide 1.1  2016-11-16
Complete kit document installation (Windows PC only) 14.0.2  2016-11-16

Please note that all the source codes are provided "as is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Altera User Forums.

 

  

 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.