회사소개
협력사
Terasic-FGPA Series
All FPGA Main Board
- Stratix III, IV, V
- Arria II. V
- Cyclone II, III, IV, V
- Bundle Solution
- USB Blaster
- max10
Daughter Card
- Interface conversion
- Video & Image
- Networking
- AD/DA
- Capsense
- Multimedia
- RF
SOC Platform
Microtronix-FPGA Series
IP Core
HSMC Daughter Card
Configurable Processor
FPGA Board
- HD Dev Solution
University Training Classes
Universities Classes using the DE2 Series
Altera 온라인 데모
Design Software
Embedded Processors
Licensing
Bundled Solutions
ARM Development Kit
ARM Development Kit
Single board computers
Computer-on-Module
AS 수리
dimocore.com/terasicrepair
자료실
고객센터
공지사항
문의게시판
 
 
Terasic-FGPA Series > All FPGA Main Board > Cyclone II, III, IV, V
   
DE0-Nano Development and Education Board 
 
가    격 : 견적문의
중    량 : 100g

The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.

The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.

The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.
 

Component Solution for Altera FPGAs


Cyclone® IV EP4CE22F17C6N FPGA

  • 22,320 Logic elements (LEs)
  • 594 Embedded memory (Kbits)
  • 66 Embedded 18 x 18 multipliers
  • 4 General-purpose PLLs
  • 153 Maximum FPGA I/O pins 

Configuration Status and Set-Up Elements

  • On-board USB-Blaster circuit for programming
  • FPGA Serial Configuration Device (EPCS)

Expansion Header

  • Two 40-pin Headers (GPIOs) provides 72 I/O pins
  • Two 5V power pins, two 3.3V power pins and four ground pins
  • One 26-pin header provides 16 digital I/O pins and 8 analog input pins to connect to analog sensors, etc 

Memory Devices

  • 32MB SDRAM
  • 2Kb I2C EEPROM 

General User Input/Output

  • 8 green LEDs
  • 2 debounced push-buttons
  • 4 dip switches 

G-Sensor

  • ADI ADXL345, 3-axis accelerometer with high resolution (13-bit) 

A/D Converter

  • NS ADC128S022, 8-Channel, 12-bit A/D Converter
  • 50 ksps to 200 ksps 

Clock System

  • On-board 50MHz clock oscillator

Power Supply

  • USB Type mini-AB port (5V)
  • Two DC 5V pins of the GPIO headers (5V)
  • 2-pin external power header (3.6-5.7V)

Connectivity

  Connect D5M

  • Connect with 5-megapixel CMOS Sensor (D5M) 

  Connect LTM

  • Connect with LCD Touch Screen Module (LTM)  


The DE0-Nano package includes:

  

 

 


상호명
: (주)우림티앤아이   대표자명 : 김석범   사업자등록번호 : 211-87-88913  이메일 : jun@woorimtni.co.kr
본사 : 서울 강남구 봉은사로 129 거평타운 1204호 대표전화 : 82-2-512-7661  팩스 : 82-2-512-7662
Copyright(C) 2011 Woorimtni Technologies All Rights Reserved.